- Novi Sad, Serbia
- @micko_mame
Stars
3
stars
written in VHDL
Clear filter
A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
An implementation of DisplayPort protocol for FPGAs





