Skip to content
View Vitas95's full-sized avatar
  • YADRO
  • Dublin
  • 04:10 (UTC -12:00)

Block or report Vitas95

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. bpsk-modulator bpsk-modulator Public

    This transmitter module uses the FPGA's processing power and a high-speed digital-to-analog converter to perform bpsk modulation.

    Verilog 5

  2. vga-controler-fpga vga-controler-fpga Public

    VGA controller for text mode operation.

    Verilog 2

  3. serial-to-parallel-converter serial-to-parallel-converter Public

    Serial to parralel converter for multiple control of SPI devices

    Verilog 1

  4. uart-seven-seg-control uart-seven-seg-control Public

    Simple UART interface for FPGA with control of a 7-segment LED indicator.

    Verilog 1

  5. cordic cordic Public

    Self written CORDIC core

  6. build-script build-script Public

    Python build system for Xilinx ISE / Spartan-6 projects. Supports SystemVerilog via sv2v, automatic ISE compatibility patching, and multi-repo submodule layouts.

    Python