4-bit ALU RTL to Gate-Level Synthesis using Yosys + ABC on EDA Playground
These are verilog codes that are synthesized using open source tool yosys. We can do technology mapping using netlist, we can also estimate the area of design using info given in library.
This repository documents the Design for Test (DFT) Flow that I am currently exploring during my internship.
This Project consist of a first level synthesizer. It will take a Hardware-Description written in Verilog standard (or ****.v) file and convert it into gate level netlist.
8-bit CPU RTL synthesis flow using Verilog, Yosys, SKY130 standard cells, OpenSTA timing analysis, and ASIC-readiness documentation.
Add a description, image, and links to the rtl-synthesis topic page so that developers can more easily learn about it.
To associate your repository with the rtl-synthesis topic, visit your repo's landing page and select "manage topics."